DFM Checklist Before PCB Production Release
Design for manufacturability is not a single review meeting—it is a set of release gates you can run before Gerbers go to tooling. Catching annular-ring risk, mask slivers, or missing test access at release saves weeks compared to discovering them on first article.
Use this checklist as a self-review before RFQ or PO. At MOZPCB, we still run our own review—but packages that arrive pre-checked move through quoting faster.
Fabrication data completeness
Confirm Gerbers, drills, layer map, outline, and fab notes agree. Verify units and polarity across exports. Include stackup, finish, mask color, and impedance table if applicable.
Cross-check the quiet contradictions: the board outline in the Gerbers versus the mechanical PDF, the layer count in the stackup drawing versus the actual copper files, and the finish named in the fab notes versus the one quoted. Each mismatch is a stop-and-ask cycle at CAM—or worse, a silent assumption.
Mark via-in-pad, castellations, edge plating, and controlled-depth features explicitly—do not rely on CAM to infer intent from copper art alone.
DFM geometry checks
Review annular rings on vias and through-holes against drill size and copper weight. Scan for mask slivers and insufficient dams on fine pitch. Check copper balance across layers for warp risk.
Add the second-tier checks that surface at volume: drill aspect ratio against board thickness (8:1 is comfortable almost anywhere; 10:1 and beyond needs confirmation), acid traps at acute trace-to-pad angles, starved thermal reliefs on plane-connected pads that will fight wave soldering, and teardrops where thin traces meet pads on boards that will see registration stress.
Confirm silkscreen does not cover pads and that fiducials exist for assembly if SMT is in scope.
| Check | Typical guideline | Risk when violated |
|---|---|---|
| Annular ring (via) | ≥ 0.05 mm per side after drill tolerance | Breakout, plating reliability |
| Solder mask dam | ≥ 0.1 mm between fine-pitch pads | Sliver flaking, bridging |
| Drill aspect ratio | ≤ 8:1 comfortable, ≤ 10:1 confirm | Plating voids in barrel |
| Trace/space (1 oz outer) | ≥ 0.1 mm / 0.1 mm standard | Yield loss, cost adder below |
| Silkscreen to pad | ≥ 0.15 mm clearance | Ink on pads, solderability |
| Copper balance | Even distribution per layer pair | Bow and twist at lamination |
Assembly and test readiness
BOM matches schematic revision; DNP lines are marked. Centroid polarity matches assembly drawing. MSL parts are identified. Test points exist for ICT or flying probe if required—or document why they do not.
Panel-level readiness belongs here too: fiducials on the panel rails as well as the board, tooling holes where the line needs them, and a depanelization method (V-score, tab-route, or both) that matches how close components sit to the board edge. Components overhanging a V-score line are a classic assembly-stage discovery that a release check catches for free.
If turnkey sourcing is in scope, alternates and AVL rules are attached. If consigned, kit list and date-code constraints are stated.
Release discipline
Archive the exact zip sent to the fabricator with a revision ID. Note open TBDs explicitly—finish choice, impedance tolerance, panelization owner—so they become decisions in review, not surprises in CAM.
When changes arrive after release—an ECO, a substituted part, a mask color decision—rev the package and resend it whole, never as a loose file in an email thread. Fabricators build what is in the package; a drill file from Tuesday and fab notes from Friday is how two “correct” halves make one wrong board.
Treat DFM as part of design release, not as a hurdle after PO. The goal is a traveler both sides can build without reinterpretation.
Frequently asked questions
When should I run a DFM check—before or after the RFQ?
What DFM issues most often force a re-spin?
Do free CAD DFM tools replace a fabricator review?
What is copper balance and why does it matter?
Should test points be added even on prototypes?
Related articles
- PCB Design Guide2026/07/01 · 7 min
PCB Stackup Planning for Controlled Impedance
How to build a stackup table that fabricators can quote and your SI team can measure: reference planes, dielectric targets, differential pairs, coupons, and tolerance choices.
Read article - PCB Design Guide2026/06/09 · 6 min
Rigid-Flex PCB Design Guide: Bend Radius, Stiffeners, and Coverlay
The mechanical decisions that make or break rigid-flex designs: bend radius rules, static vs dynamic flexing, stiffener strategy, coverlay openings, and stackup choices.
Read article - PCB Design Guide2026/05/12 · 6 min
HDI PCB Design Guide: Microvias, Stackups, and Cost Drivers
How microvia structures, sequential lamination, and via-in-pad decisions drive HDI cost and reliability—and how to choose the simplest stackup that routes your design.
Read article - PCB Design Guide2026/04/15 · 6 min
What to Expect from a DFM Review on Your PCB Stackup
What a real PCB DFM review covers—annular rings, mask slivers, copper balance, finish trade-offs, HDI and flex risks, and test access—and how to answer questions without slowing your quote.
Read article